Post-Correcting ADC Errors with Neural Networks - TheMathworksNewsletters
 

When implemented on an ASIC, a neural network designed by NXP Eindhoven requires just 15% of the area of the ADC while consuming roughly 16 times less power under normal operating conditions.

2021-08-06 08:00 AM


[url= https://www.mathworks.com/company/newsletters/articles/post-correcting-adc-errors-with-neural-networks.html ]More...[/url]